This website requires JavaScript.
Explore
Help
Register
Sign In
mrq
/
bitsandbytes-rocm
Watch
1
Star
0
Fork
1
You've already forked bitsandbytes-rocm
Code
Issues
1
Pull Requests
Packages
Projects
Releases
Wiki
Activity
320eacb4c2
bitsandbytes-rocm
/
csrc
History
Tim Dettmers
451fd9506e
Added fixes for the case that matmullt dim A is zero, e.g. [0, 768].
2022-08-03 11:54:01 -07:00
..
common.cpp
common.h
cpu_ops.cpp
cpu_ops.h
kernels.cu
kernels.cuh
ops.cu
Added fixes for the case that matmullt dim A is zero, e.g. [0, 768].
2022-08-03 11:54:01 -07:00
ops.cuh
pythonInterface.c